Drilldown: Recipe
More actions
Use the filters below to narrow your results.
AWQ W4A16: wtdcode/Qwen3.8-Flash-Next-AWQ-W4A16 (1) ·
Hybrid: LibertAI EXL3 2.9 bpw routed experts (layers 0-39), official FP8/FP4 for attention, shared experts, head, draft and Engram; KV fp8_ds_mla (1) ·
LibertAIDAI/GLM-5.3-Flash-NVFP4 (ModelOpt NVFP4, routed experts only, 181 GiB), run through Marlin W4A16 kernels; GLM-5.3-Flash DFlash2 drafter (5 sliding-window layers) (1) ·
Official checkpoint as downloaded: MXFP4 routed experts as Marlin W4A16, MXFP8 dense as Marlin W8A16; KV fp8 (1) ·
W4A16 INT4 g128 with the PLE table repacked INT4 g32: zankich/Qwen3.8-Flash-Next-W4A16-Merlin-INT4PLE-FP8KV; KV BF16 (1)
Morrowmake/vllm-cmp170hx (bind-mounted sm80 package) plus the author's tensor-core MoE kernels (1) ·
vLLM PR #56201 head (79a7108d) plus a 20-patch sm_80 series; image zanooda/vllm-sm80-ds41f:v41-sm80 (1) ·
vLLM v0.30.0 + zankich INT4-PLE plugin + six hash-guarded patch layers (1) ·
vLLM: official vllm/vllm-openai:glm53-flash image plus promisezackr's 24 patches (SM8x base from 344303947/vllm170hx, pipeline parallel for GLM-5.3-Flash, DFlash2 under PP8) (1) ·
wtdcode/vllm-backport (image lazymio/vllm-backport:latest-sm80) (1)
PP2, MTP depth 3 (1) ·
PP8 (VLLM_PP_LAYER_PARTITION=7,5,7,5,7,5,7,2) with DFlash2, 7 draft tokens; PCIe Gen2 x4, no P2P; host 2x Xeon E5-2690 v4, 96 GB DDR4 (1) ·
PP8, partition 5,5,5,5,5,5,5,5 (1) ·
TP4 with expert parallel, MTP 3 (1) ·
TP4, peer access off (NCCL_P2P_DISABLE=1), host all-reduce (1)
https://discord.com/channels/1518634379604136178/1528826330454429706/1560602001908170753 (1) ·
https://github.com/CurtisAccelerate/DeepSeekv41-Flash-1017-EXL3-CMP170HX (1) ·
https://github.com/DUFRelic/qwen38-flash-next-recipe (1) ·
https://github.com/promisezackr/glm53-flash-170hx-pp8 (1) ·
https://github.com/Zanooda/deepseek-v4.1-flash-cmp170hx (1)
Showing below up to 5 results in range #1 to #5.


