Supermicro X11SPA-TF
More actions
| Reported 10 GB | |
| CPU | Intel Xeon Scalable or Xeon W-3200 |
|---|---|
| Runs on | Bare metal |
| Gen2 link | 10 GB cards at Gen3 on this Gen3 board (after the 10 GB Gen3 unlock) |
| Tested by | @djpandaman |
| Source | Discord message |
| Confirmations | None yet. |
djpandaman used this workstation board for multi-card testing before deploying his builds, and called it "kind of trash". Source: @djpandaman, 2026-10-09
Source: @djpandaman, 2026-10-09
Slots
All seven slots are physically x16, but:
- slot 1 shares lanes with the M.2 slots and is only x16 when the M.2 slots are empty;
- slot 2 is wired x8;
- slot 3 is x16 but drops to x8 when slot 2 is populated;
- slots 4 (x8) and 5 (x16) pair the same way, and so do slots 6 and 7.
Source: @djpandaman, 2026-10-09
Most LGA3647 Xeon Scalable CPUs have 48 lanes; a Xeon W-3200 (64 lanes) is needed to use all 7 slots plus M.2. Source: @djpandaman, 2026-10-09 DaLZy, who has the same board, says it has a PLX; Arcanum: all three x16 sets have switches on switches. endsjeremy calls the mux design clever, cheap and flexible but not intuitive to populate. Source: @endsjeremy, 2026-10-09
Source: @dalzyyy, 2026-10-09
Source: @_arcanum_, 2026-10-09
Link speed
djpandaman's 10 GB cards ran Gen3 on this Gen3 board, and he validated Gen4 on his PLX switch. Source: @djpandaman, 2026-10-09 Gen3 and Gen4 apply to 10 GB cards after the RIR route only; see Unlocks.
Related
Platforms, Consumer motherboards, Tyan S8030GM2NE (his later build), Risers and bifurcation.